

# Chronetel CH7039B Multi-Standard Display Interface Converter

## FEATURES

- 2 Lane DisplayPort Receiver and Transmitter compliant with DisplayPort specification version 1.2 and Embedded DisplayPort (eDP) Specification version 1.3. Optional HDCP version 1.4, Support VESA and CEA timing standards up to 1920x1200 in 8-bit input with 60Hz refresh rate
- HDMI Receiver and Transmitter compliant with HDMI 1.4 specification and DVI 1.0 specification.
- Support HDMI repeater function.
- Single / Dual channel LVDS 18 / 24 bits receiver and Transmitter supports up to 165 Mpixels/s
- Support 16/18/24 bit parallel video input. Support SDR, DDR, 2X and 3X input timing mode.
- Support BT656 and BT1120 input and output, with embedded or separate sync mode
- Support DP/HDMI 3D input, and output DP/HDMI with repacked 3D content, or output LVDS with R/L View separately. Support LCD panel with resolution up to 1920x1200@60Hz in 2D mode or 1366x768@120Hz in 3D mode
- Three on-chip 9-bit high speed DACs providing flexible output capabilities. Such as single, double or triple CVBS outputs, YPbPr output, RGB output and simultaneous CVBS and S-video outputs
- VGA output is compliant with VESA VSIS v1r2 specification
- Support Component YPbPr output and analog RGB (VGA) monitor up to 1900x 1200 or 1080P
- Advanced pin-multiplexed technology to support multiple input/output display standards
- Support two independent display timing data received simultaneously from two separated input paths
- OSD controller support
- TV / Monitor connection detection capability.
- Support LCD panel protection and power sequencing. PWM is available for controlling LCD backlight brightness. Dynamic backlight dimming to save power consumption. Powerful image enhancement engine embedded
- SPDIF audio interface supports either 16-bit or 20-bit stereo data with sampling rate up to 192kHz/2ch.
- Support 2 channel I2S digital audio input and 8(7.1) channel output for up to 24-bit data stream (32kHz/8ch, 44.1kHz/8ch, 48kHz/8ch, 88.2kHz/8ch, 96kHz/8ch, 176.4kHz/8ch and 192kHz/8ch)
- Supports LPCM, One Bit Audio, Dolby Digital, DTS, DSD,HBR digital audio formats

## GENERAL DESCRIPTION

Chronetel CH7039B is an innovative display interface product designed for embedded systems, consumer electronics and computing in which conversions among multiple high definition video/audio formats are required. Built in with multiple differential receivers and transmitters, and easy-to-use audio interfaces, the CH7039B can drive LCD panels through either a single or dual channel LVDS/TTL interface or a 1/2 lane DisplayPort interface. It can also simultaneously output to external displays using standards such as HDMI/DVI, YPbPr, VGA, CVBS or S-Video. This device will help manufacturers reduce design costs, accelerate time-to-market and expand product features for better user's experience.

The CH7039B has four input and four output ports to supports multiple display standards. Some ports are multiplexed with different signal types to reduce pin count. For example, the 24-bit wide digital port can be programmed to receive LVDS or TTL signals and supports various formats like RGB, BT1120, BT656, etc. while the 8-bit port can accept HDMI or BT656 inputs. The 2 Lane DP / eDP port stands alone because of its high data transfer rate.

Through a 4x2 input switch matrix, the device can be configured to simultaneously accept two separated video formats with independent display timing. The input combination can be mixed among the TTL/BT1120/LVDS, the DP/eDP and the HDMI/BT656 input in either RGB format (RGB-565, RGB-666 or RGB-888 and etc.) or YCrCb format (ITU-R 601/656 and BT1120). A 2x4 output switch matrix can be programmed to drive the various output ports simultaneously with two kinds of independent timing.

The CH7039B supports 3D data structures defined by DP and HDMI standards. The device can translate and repack 3D data when DP signals are converted to HDMI and vice versa. 3D data can also be displayed as R/L frame via its LVDS output.

The CH7039B's DisplayPort receiver and transmitter are designed to comply with DisplayPort Specification 1.2 and Embedded DisplayPort (eDP) Specification version 1.3. It provides support for one or two Main Link lanes with data rate running at 1.62Gb/s or 2.7Gb/s. To further optimize the display quality and power dissipation, this device is equipped with seamless display refresh rate switching and progressive to interlace timing switching

- 27MHz is available as crystal or oscillator clock input frequency
- MCU embedded to handle the control logic
- Integrated EDID Buffer
- IO and SPC/SPD supply voltages from 1.8V to 3.3V
- Programmable power management
- Device fully programmable through serial port or can automatically load firmware from EEPROM
- RoHS compliant and Halogen free package
- Offered in 196 pin BGA package or 176 pin LQFP package

## APPLICATIONS

- Docking Station
- Embedded System
- Notebook / Ultrabook
- Tablet Device
- IPTV Box
- Internet TV / SmartTV
- Video Conversion Cable / Adapter / Matrix
- DVR / Security field
- Stand Show / Medical Inspection Apparatus

capabilities.

The CH7039B's HDMI receiver and transmitter are designed to meet HDMI Specification 1.4 and DVI Specification 1.0. On-chip HDCP cipher engine can be activated to protect the high definition media content.

Dual channel LVDS receiver and transmitter are incorporated into the CH7039B. The Panel protection mechanism is also built in to switch off the LCD instantly through device's automated panel on/off sequences if input data is missing or unstable. The backlight on/off control can be configured through programming internal registers. A built-in PWM generator can be used to adjust display brightness and dimming of the LCD. Dithering algorithm is implemented on chip in support of 18-bits LCD panels.

To support legacy analog displays, three high-performance 9-bit DACs along with separate horizontal and vertical sync outputs are used. CH7039B can output analog RGB signals for VGA monitor, YPrPb for HDTV and CVBS / S-Video for SDTV.

To support local digital audio input and output, the device has both SPDIF and 2-channel I $\Sigma$ S digital audio interfaces. Like the video signal path, the audio path can take inputs from DP, HDMI, SPDIF and I $\Sigma$ S sources and repack the data for the chosen outputs. Its high fidelity audio engine can handle sampling frequency for up to 192kS/s of stereo and 7.1 audio. The SPDIF interface supports PCM encoded data and compressed audio including Dolby Digital and DTS.

In summary, the CH7039B is a general purpose display interface converter. It is designed to handle both advanced and legacy display interface standards. It can be used in universal docking stations for phones, tablets, personal computers, OTT and IOT devices for both the office and the home markets.




Figure 1: CH7039B Functional Block Diagram

## 1.0 PIN-OUT

### 1.1 Package Diagram




Figure 2: CH7039B 196-Pin BGA Pin Out




Figure 3: CH7039B 176-Pin LQFP Pin Out

## 1.2 Pin Description

**Table 1: BGA196 Pin Name Description**

Pin #	Type	Symbol	Description
A1	In	XI	<b>Crystal Input / External Reference Input</b> A parallel resonance crystal should be attached between this pin and XO. An external 3.3V CMOS compatible clock can drive the XI Input.
A3	In	TTLRX_DIN[1]	<b>TTL Receiver Data Input Bit 1</b>
	In	RX7_LDRX	<b>LVDS Receiver Positive Even Data Channel 3</b>
A4	In	TTLRX_DIN[3]	<b>TTL Receiver Data Input Bit 3</b>
	In	RXC2_LDRX	<b>LVDS Receiver Positive Even Clock Channel</b>
A5	In	TTLRX_DIN[5]	<b>TTL Receiver Data Input Bit 5</b>
	In	RX6_LDRX	<b>LVDS Receiver Positive Even Data Channel 2</b>
A6	In	TTLRX_DIN[7]	<b>TTL Receiver Data Input Bit 7</b>
	In	RX5_LDRX	<b>LVDS Receiver Positive Even Data Channel 1</b>
A7	In	TTLRX_CLKIN	<b>TTL Receiver Clock Input</b>
	In	RX4_LDRX	<b>LVDS Receiver Positive Even Data Channel 0</b>
A8	In	TTLRX_DIN[10]	<b>TTL Receiver Data Input Bit 10</b>
	In	RX3_LDRX	<b>LVDS Receiver Positive Odd Data Channel 3</b>
A9	In	TTLRX_DIN[12]	<b>TTL Receiver Data Input Bit 12</b>
	In	RXC1_LDRX	<b>LVDS Receiver Positive Odd Clock Channel</b>
A10	In	TTLRX_DIN[14]	<b>TTL Receiver Data Input Bit 14</b>
	In	RX2_LDRX	<b>LVDS Receiver Positive Odd Data Channel 2</b>
A11	In	TTLRX_DIN[16]	<b>TTL Receiver Data Input Bit 16</b>
	In	RX1_LDRX	<b>LVDS Receiver Positive Odd Data Channel 1</b>
A12	In	TTLRX_DIN[18]	<b>TTL Receiver Data Input Bit 18</b>
	In	RX0_LDRX	<b>LVDS Receiver Positive Odd Data Channel 0</b>
A14	In	ISET	<b>External Reference Current Set</b> This pin sets the external reference current. A 1 kΩ, 1% tolerance resistor should be connected between this pin and ground using short and wide traces.
B1	Out	XO	<b>Crystal Output</b> A parallel resonance crystal should be attached between this pin and XI. If an external CMOS clock is injected to XI, XO should be left open.
B2	Out	HPD_DPRX	<b>DisplayPort Receiver HPD Output</b>
B3	In	TTLRX_DIN[0]	<b>TTL Receiver Data Input Bit 0</b>
	In	RX7B_LDRX	<b>LVDS Receiver Negative Even Data Channel 3</b>
B4	In	TTLRX_DIN[2]	<b>TTL Receiver Data Input Bit 2</b>
	In	RXC2B_LDRX	<b>LVDS Receiver Negative Even Clock Channel</b>
B5	In	TTLRX_DIN[4]	<b>TTL Receiver Data Input Bit 4</b>
	In	RX6B_LDRX	<b>LVDS Receiver Negative Even Data Channel 2</b>

B6	In	TTLRX_DIN[6]	<b>TTL Receiver Data Input Bit 6</b>
	In	RX5B_LDRX	<b>LVDS Receiver Negative Even Data Channel 1</b>
B7	In	TTLRX_DIN[8]	<b>TTL Receiver Data Input Bit 8</b>
	In	RX4B_LDRX	<b>LVDS Receiver Negative Even Data Channel 0</b>
B8	In	TTLRX_DIN[9]	<b>TTL Receiver Data Input Bit 9</b>
	In	RX3B_LDRX	<b>LVDS Receiver Negative Odd Data Channel 3</b>
B9	In	TTLRX_DIN[11]	<b>TTL Receiver Data Input Bit 11</b>
	In	RXC1B_LDRX	<b>LVDS Receiver Negative Odd Clock Channel</b>
B10	In	TTLRX_DIN[13]	<b>TTL Receiver Data Input Bit 13</b>
	In	RX2B_LDRX	<b>LVDS Receiver Negative Odd Data Channel 2</b>
B11	In	TTLRX_DIN[15]	<b>TTL Receiver Data Input Bit 15</b>
	In	RX1B_LDRX	<b>LVDS Receiver Negative Odd Data Channel 1</b>
B12	In	TTLRX_DIN[17]	<b>TTL Receiver Data Input Bit 17</b>
	In	RX0B_LDRX	<b>LVDS Receiver Negative Odd Data Channel 0</b>
C3	In/Out	GPIO[1]	<b>General Purpose Input/Output</b>
C4	In	TTLRX_HSYNC	<b>TTL Receiver HSYNC Input</b>
	In	ENPWR_LDRX	<b>General Purpose Input</b>
C5	In	TTLRX_VSYNC	<b>TTL Receiver VSYNC Input</b>
	In	ENBLK_LDRX	<b>General Purpose Input</b>
C6	In	TTLRX_DE	<b>TTL Receiver DE Input</b>
	In	PWM_LDRX	<b>General Purpose Input</b>
C10	In	TTLRX_DIN[21]	<b>TTL Receiver Data Input Bit 21</b>
C11	In	TTLRX_DIN[22]	<b>TTL Receiver Data Input Bit 22</b>
C12	In	TTLRX_DIN[23]	<b>TTL Receiver Data Input Bit 23</b>
C13	Out	CVBS	<b>CVBS Output</b> Signal switched from DAC0 internally. While this pin is CVBS output enabled, no signal output from the pin of DAC0.
C14	Out	DAC0	<b>DAC Output</b>
D1	In	RXC_HMRX	<b>HDMI Receiver Positive Clock Channel</b>
	In	BT656_D[1]	<b>BT656 Input Data Bit 1</b>
D2	In	Rxcb_HMRX	<b>HDMI Receiver Negative Clock Channel</b>
	In	BT656_D[0]	<b>BT656 Input Data Bit 0 (LSB)</b>
D3	In	AS	<b>Serial Port Slave Device Address Selection</b>
D4	In/Out	IRQ	<b>General Purpose Input/Output</b> Default definition is interrupt to CH7039 Host
D5	In/Out	AUXP_RX	<b>DisplayPort Receiver Positive AUX CH</b>
D6	In/Out	AUXN_RX	<b>DisplayPort Receiver Negative AUX CH</b>
D9	In	TTLRX_DIN[19]	<b>TTL Receiver Data Input Bit 19</b>
D10	In	TTLRX_DIN[20]	<b>TTL Receiver Data Input Bit 20</b>
D11	Out	I2S_WSO	<b>I2S Output Channel Select</b> CMOS level signal, typical 3.3 for high, 0 for low.

D12	In	HPD_DPTX	<b>DisplayPort Transmitter HPD Input</b>
D13	Out	DAC1	<b>DAC Output</b>
D14	Out	DAC2	<b>DAC Output</b>
E1	In	RX0_HMRX	<b>HDMI Receiver Positive Data Channel 0</b>
	In	BT656_D[3]	<b>BT656 Input Data Bit 3</b>
E2	In	RX0B_HMRX	<b>HDMI Receiver Negative Data Channel 0</b>
	In	BT656_D[2]	<b>BT656 Input Data Bit 2</b>
E3	In	AVSS_PLL	<b>Analog ground</b>
E4	In	BT656_VS	<b>BT656 Input VSYNC</b>
	In/Out	DDC_SD_HMRX	<b>HDMI Receiver DDC Data Channel</b> This pin functions as the bi-directional data pin of the serial port to HDMI DDC receiver. This pin will require a pull-up 47 kΩ Resistor to the desired voltage level.
E5	IN	SDET_DPRX	<b>DisplayPort Receiver Detection</b>
E10	Out	I2S_CLKO	<b>I2S Output Clock</b> CMOS level signal, typical 3.3 for high, 0 for low.
	In/Out	GPIOR[3]	<b>General Purpose Input/Output</b>
	Out	SPDIF_DO0	<b>SPDIF Data Output 0 for 8 CH mode</b>
E11	Out	I2S_DO	<b>I2S Data Output for 2 CH mode or I2S Data Output 0 for 8 CH mode</b> CMOS level signal, typical 3.3 for high, 0 for low.
	Out	SPDIF_DO	<b>S/PDIF Data Output</b>
	In/Out	GPIOR[1]	<b>General Purpose Input/Output</b>
E12	In/Out	GPIO[5]	<b>General Purpose Input/Output</b>
F1	In	RX1_HMRX	<b>HDMI Receiver Positive Data Channel 1</b>
	In	BT656_D[5]	<b>BT656 Input Data Bit 2</b>
F2	In	RX1B_HMRX	<b>HDMI Receiver Negative Data Channel 1</b>
	In	BT656_D[4]	<b>BT656 Input Data Bit 3</b>
F3	In	BT656_CLK	<b>BT656 Input Clock</b>
F4	In	BT656_HS	<b>BT656 Input HSYNC</b>
	In	DDC_SC_HMRX	<b>HDMI Receiver DDC Clock Channel</b> This pin functions as the clock bus of the serial port to HDMI DDC receiver. This pin will require a pull-up 47 kΩ Resistor to the desired voltage level.
F6	In	HPD_HMTX	<b>HDMI Transmitter HPD Input</b>
F7	In/Out	DDC_SD_HMTX	<b>HDMI Transmitter DDC Data Channel</b> This pin functions as the bi-directional data pin of the serial port to HDMI DDC receiver. This pin will require a pull-up 1.8 kΩ Resistor to the desired voltage level.
F8	Out	DDC_SC_HMTX	<b>HDMI Transmitter DDC Clock Channel</b> This pin functions as the clock bus of the serial port to DDC receiver. This pin will require a pull-up 1.8 kΩ Resistor to the desired voltage level.
F9	In	ATPG	<b>ATPG Enable</b>
F11	Out	I2S_MCLKO	<b>I2S Output Clock</b> I2S_MCLKO can be configured to be 128/256/384*Fs CMOS level signal, typical 3.3 for high, 0 for low.

	In/Out	GPIO[0]	<b>General Purpose Input/Output</b>
	Out	SPDIF_DO3	<b>SPDIF Data Output 3 for 8 CH mode (RevC Only)</b>
F13	In	DPRX1	<b>DisplayPort Receiver Positive Lane 1</b>
F14	In	DPRX1B	<b>DisplayPort Receiver Negative Lane 1</b>
G1	In	RX2_HMRX	<b>HDMI Receiver Positive Data Channel 2</b>
	In	BT656_D[7]	<b>BT656 Input Data Bit 0 (MSB)</b>
G2	In	RX2B_HMRX	<b>HDMI Receiver Negative Data Channel 2</b>
	In	BT656_D[6]	<b>BT656 Input Data Bit 1</b>
G4	In	BT656_DE	<b>BT656 Input DE</b>
	Out	HPD_HMRX	<b>HDMI Receiver HPD Output</b>
G6	In	BDIC	<b>Power Level Detection</b> Pull Low to disable 3.3V power level detection; Pull High to enable 3.3V power level detection;
G9	In/Out	GPIO[0]	<b>General Purpose Input/Output</b>
G11	In/Out	GPIO[4]	<b>General Purpose Input/Output</b>
	Out	I2S_DO1	<b>I2S Data Output 1 for 8 CH mode</b>
G13	In	DPRX0	<b>DisplayPort Receiver Positive Lane 0</b>
G14	In	DPRX0B	<b>DisplayPort Receiver Negative Lane 0</b>
H6	In/Out	BLUP/ GPIO[0]	<b>General Purpose Input/Output</b> Default definition is LCD backlight brightness control
	In	MCLK_I2SIN	<b>Input I2S Clock</b>
H9	In	RESETB	<b>Chip Reset</b> Low to 0V for reset. Typical High level is 3.3V
H11	In/Out	SPD	<b>I2C Slave Serial Port Data</b> This pin functions as the data pin of the serial port. External pull-up 6.8 kΩ Resistor is required.
J1	Out	TX1B_DPTX	<b>DisplayPort Transmitter Lane 1 Negative Data</b>
J2	Out	TX1_DPTX	<b>DisplayPort Transmitter Lane 1 Positive Data</b>
J6	In	CLK_I2SIN	<b>Input Clock of I2S Input</b>
	In/Out	GPIO[3]	<b>General Purpose Input/Output</b>
J7	In/Out	GPIO[2]	<b>General Purpose Input/Output</b>
J8	In/Out	DDC_SD_LDTX	<b>LVDS Transmitter DDC Data Channel</b> This pin functions as the bi-directional data pin of the serial port to LVDS DDC receiver. This pin will require a pull-up 5.6 kΩ Resistor to the desired voltage level.
J9	Out	DDC_SC_LDTX	<b>LVDS Transmitter DDC Clock Channel</b> This pin functions as the clock bus of the serial port to LVDS DDC receiver. This pin will require a pull-up 5.6 kΩ Resistor to the desired voltage level.
J13	Out	HMTX2B	<b>HDMI Transmitter Negative Data 2 Channel</b>
J14	Out	HMTX2	<b>HDMI Transmitter Positive Data 2 Channel</b>
K1	Out	TX0B_DPTX	<b>DisplayPort Transmitter Lane 0 Negative Data</b>
K2	Out	TX0_DPTX	<b>DisplayPort Transmitter Lane 0 Positive Data</b>
K4	Out	VGA_VSYNC	<b>VGA VSYNC Output</b>
	In/Out	GPIO[7]	<b>General Purpose Input/Output</b>

K5	Out	VGA_HSYNC	<b>VGA HSYNC Output</b>
	In/Out	GPIO[6]	<b>General Purpose Input/Output</b>
K10	In	SPC	<b>I2C Slave Serial Port Clock Input</b> This pin functions as the clock pin of the serial port. External pull-up 6.8 kΩ Resistor is required.
K11	In/Out	DDC_SD_VGA	<b>VGA DDC Data Channel</b> This pin functions as the bi-directional data pin of the serial port to VGA DDC receiver. This pin will require a pull-up 5.6 kΩ Resistor to the desired voltage level.
K13	Out	HMTX1B	<b>HDMI Transmitter Negative Data 1 Channel</b>
K14	Out	HMTX1	<b>HDMI Transmitter Positive Data 1 Channel</b>
L5	In	WS_I2SIN	<b>WS of I2S Input</b>
	In/Out	GPIOL[2]	<b>General Purpose Input/Output</b>
L6	In	DATA_I2SIN	<b>Data of I2S Input</b>
	In	SPDIF_IN	<b>SPDIF Input</b>
	In/Out	GPIOL[1]	<b>General Purpose Input/Output</b>
L9	In/Out	SPDM	<b>I2C Master Serial Port Data</b> If EEPROM is not included inside CH7039 then this pin functions as the bi-directional data pin of the serial port to chip firmware and HDCP Key EEPROM. This pin will require a pull-up 5.6 kΩ Resistor to the desired voltage level. A pull-low resistor 10 kΩ to ground if unused. If EEPROM is included inside CH7039 then this pin can be connected to Host I2C SC to burn EEPROM in production or in evaluation.
L10	Out	SPCM	<b>I2C Master Serial Port Clock</b> If EEPROM is not included inside CH7039 then this pin functions as the clock bus of the serial port to chip firmware and HDCP Key EEPROM. This pin will require a pull-up 5.6 kΩ Resistor to the desired voltage level. A pull-low resistor 10 kΩ to ground if unused. If EEPROM is included inside CH7039 then this pin can be connected to Host I2C SC to burn EEPROM in production or in evaluation.
L11	Out	DDC_SC_VGA	<b>VGA DDC Clock Channel</b> This pin functions as the clock bus of the serial port to VGA DDC receiver. This pin will require a pull-up 5.6 kΩ Resistor to the desired voltage level.
L13	Out	HMTX0B	<b>HDMI Transmitter Negative Data 0 Channel</b>
L14	Out	HMTX0	<b>HDMI Transmitter Positive Data 0 Channel</b>
M2	Out	TTLTX_HSYNC	<b>TTL Transmitter HSYNC Output</b>
	In/Out	LVDS CG[1]	<b>General Purpose Input/Output</b> Default definition is LVDS Panel Selection control
M3	Out	TTLTX_VSYNC	<b>TTL Transmitter VSYNC Output</b>
	In/Out	LVDS CG[0]	<b>General Purpose Input/Output</b> Default definition is LVDS Panel Selection control
M4	Out	TTLTX_DE	<b>TTL Transmitter DE Output</b>
	In/Out	PWM_LDTX	<b>General Purpose Input/Output</b> Default definition is LVDS Panel PWM
M5	Out	TTLTX_D[0]	<b>TTL Transmitter Data Bit 0</b>
	In/Out	ENPWR_LDTX	<b>General Purpose Input/Output</b> Default definition is LVDS Panel Power Enable

M8	Out	TTLTX_D[20]	<b>TTL Transmitter Data Bit 20</b>
	In/Out	STEREO_LRS	<b>General Purpose Input/Output</b> Default definition is Left/Right Eye Swap for 3D mode
M9	Out	TTLTX_D[21]	<b>TTL Transmitter Data Bit 21</b>
	In/Out	STEREO_LBLK	<b>General Purpose Input/Output</b> Default definition is Left Eye Backlight Enable for 3D mode
M10	Out	TTLTX_D[22]	<b>TTL Transmitter Data Bit 22</b>
	In/Out	STEREO_RBLK	<b>General Purpose Input/Output</b> Default definition is Right Eye Backlight Enable for 3D mode
M11	Out	TTLTX_D[23]	<b>TTL Transmitter Data Bit 23</b>
	In/Out	STEREO_LRE	<b>General Purpose Input/Output</b> Default definition is Left/Right Eye Indicator for 3D mode
M13	Out	HMTXCB	<b>HDMI Transmitter Negative Clock Channel</b>
M14	Out	HMTXC	<b>HDMI Transmitter Positive Clock Channel</b>
N1	Out	TTLTX_D[1]	<b>TTL Transmitter Data Bit 1</b>
	Out	TXC2_LDTX	<b>LVDS Transmitter Positive Even Clock Channel</b>
	Out	DSD_DO0	<b>DSD Audio (One Bit Audio) Output 0</b>
N2	Out	TTLTX_D[3]	<b>TTL Transmitter Data Bit 3</b>
	Out	TX7_LDTX	<b>LVDS Transmitter Positive Even Data Channel 3</b>
	Out	DSD_DO2	<b>DSD Audio (One Bit Audio) Output 2</b>
N3	Out	TTLTX_D[5]	<b>TTL Transmitter Data Bit 5</b>
	Out	TX6_LDTX	<b>LVDS Transmitter Positive Even Data Channel 2</b>
	Out	DSD_DO4	<b>DSD Audio (One Bit Audio) Output 4</b>
N4	Out	TTLTX_D[7]	<b>TTL Transmitter Data Bit 7</b>
	Out	TX5_LDTX	<b>LVDS Transmitter Positive Even Data Channel 1</b>
	Out	DSD_DO6	<b>DSD Audio (One Bit Audio) Output 6</b>
N5	Out	TTLTX_D[9]	<b>TTL Transmitter Data Bit 9</b>
	Out	TX4_LDTX	<b>LVDS Transmitter Positive Even Data Channel 0</b>
	Out	DSD_WS	<b>DSD Audio (One Bit Audio) WS</b>
N7	Out	TTLTX_D[10]	<b>TTL Transmitter Data Bit 10</b>
	Out	TXC1_LDTX	<b>LVDS Transmitter Positive Odd Clock Channel</b>
N8	Out	TTLTX_D[12]	<b>TTL Transmitter Data Bit 12</b>
	Out	TX3_LDTX	<b>LVDS Transmitter Positive Odd Data Channel 3</b>
N9	Out	TTLTX_D[14]	<b>TTL Transmitter Data Bit 14</b>
	Out	TX2_LDTX	<b>LVDS Transmitter Positive Odd Data Channel 2</b>
N10	Out	TTLTX_D[16]	<b>TTL Transmitter Data Bit 16</b>
	Out	TX1_LDTX	<b>LVDS Transmitter Positive Odd Data Channel 1</b>
N11	Out	TTLTX_D[18]	<b>TTL Transmitter Data Bit 18</b>
	Out	TX0_LDTX	<b>LVDS Transmitter Positive Odd Data Channel 0</b>
P1	Out	TTLTX_D[2]	<b>TTL Transmitter Data Bit 2</b>
	Out	TXC2B_LDTX	<b>LVDS Transmitter Negative Even Clock Channel</b>
	Out	DSD_DO1	<b>DSD Audio (One Bit Audio) Output 1</b>

P2	Out	TTLTX_D[4]	<b>TTL Transmitter Data Bit 4</b>
	Out	TX7B_LDTX	<b>LVDS Transmitter Negative Even Data Channel 3</b>
	Out	DSD_DO3	<b>DSD Audio (One Bit Audio) Output 3</b>
P3	Out	TTLTX_D[6]	<b>TTL Transmitter Data Bit 6</b>
	Out	TX6B_LDTX	<b>LVDS Transmitter Negative Even Data Channel 2</b>
	Out	DSD_DO5	<b>DSD Audio (One Bit Audio) Output 5</b>
P4	Out	TTLTX_D[8]	<b>TTL Transmitter Data Bit 8</b>
	Out	TX5B_LDTX	<b>LVDS Transmitter Negative Even Data Channel 1</b>
	Out	DSD_DO7	<b>DSD Audio (One Bit Audio) Output 7</b>
P5	Out	TTLTX_CLK	<b>TTL Transmitter Clock Output</b>
	Out	TX4B_LDTX	<b>LVDS Transmitter Negative Even Data Channel 0</b>
	Out	DSD_CLK	<b>DSD Bit Clock Output</b>
P7	Out	TTLTX_D[11]	<b>TTL Transmitter Data Bit 11</b>
	Out	TXC1B_LDTX	<b>LVDS Transmitter Negative Odd Clock Channel</b>
P8	Out	TTLTX_D[13]	<b>TTL Transmitter Data Bit 13</b>
	Out	TX3B_LDTX	<b>LVDS Transmitter Negative Odd Data Channel 3</b>
P9	Out	TTLTX_D[15]	<b>TTL Transmitter Data Bit 15</b>
	Out	TX2B_LDTX	<b>LVDS Transmitter Negative Odd Data Channel 2</b>
P10	Out	TTLTX_D[17]	<b>TTL Transmitter Data Bit 17</b>
	Out	TX1B_LDTX	<b>LVDS Transmitter Negative Odd Data Channel 1</b>
P11	Out	TTLTX_D[19]	<b>TTL Transmitter Data Bit 19</b>
	Out	TX0B_LDTX	<b>LVDS Transmitter Negative Odd Data Channel 0</b>
P12	In/Out	AUXN_DPTX	<b>DisplayPort Transmitter AUX CH Negative Data</b>
P13	In/Out	AUXP_DPTX	<b>DisplayPort Transmitter AUX CH Positive Data</b>
P14	In/Out	GPIO[3]	<b>General Purpose Input/Output</b>
A2,B13, P6	Power	AVCC_IO	<b>LVDS /TTL Rx/Tx Analog Power Supply(1.8~3.3V)</b> While for LVDS configure, the power supply should be 3.3V
A13,C2, F12,G12 .J4,L12	Power	AVCC_33	<b>Analog 3.3V Power Supply</b>
B14,C9, E13,H1, H13,H1 4,L1,L2, L3,M1, M12,N1 2,N13	Power	AVSS	<b>Analog ground</b>
C1,E14, K3,L4,N 14	Power	AVCC_12	<b>Analog 1.2V Power Supply</b>
C7,C8, D7,E6~ E9,F5,F 10,G5,G 7,G8,G1	Power	DGND	<b>Digital Power Ground</b>

0,H2~H 5,H7,H8 ,H10,J5, J10,J11, K6~K9, K12,L7, L8,M7			
D8,M6	Power	VDD_DDR	<b>DDR Power supply (1.8~3.3V)</b>
G3,H12, J3,J12,N 6	Power	DVDD	<b>Digital Power Supply, 1.2V</b>

**Table 2: 176 LQFP Pin Name Descriptions**

Pin #	Type	Symbol	Description
1	Out	XO	<b>Crystal Output</b> A parallel resonance crystal should be attached between this pin and XI. If an external CMOS clock is injected to XI, XO should be left open.
2,39,40, 45,90,11 8,128,13 5	In/Out	GPIO[7:0]	<b>General Purpose Input/Output</b>
3	In	AS	<b>Address Select</b>
4	Out	IRQ	<b>Programmed Interrupt Output</b>
5	In	HPD_HMTX	<b>HDMI Transmitter HPD Input</b>
	In/Out	PSB	<b>General Purpose Input/Output</b>
6	Out	DDC_SD_HMTX	<b>HDMI Transmitter DDC Data Channel</b> This pin functions as the bi-directional data pin of the serial port to HDMI DDC source. This pin will require a pull-up 1.8 kΩ Resistor to the desired voltage level.
	In/Out	LVDSCG[1]	<b>General Purpose Input/Output</b> Default definition is LVDS Panel Selection control
7	In/Out	DDC_SC_HMTX	<b>HDMI Transmitter DDC Clock Channel</b> This pin functions as the clock bus of the serial port to HDMI DDC source. This pin will require a pull-up 1.8 kΩ Resistor to the desired voltage level.
	In/Out	LVDSCG[0]	<b>General Purpose Input/Output</b> Default definition is LVDS Panel Selection control
8	In	BT656_CLK	<b>BT656 Input Clock</b>
9	In	BT656_VS	<b>BT656 Input VSYNC</b>
	In/Out	DDC_SD_HMRX	<b>HDMI Receiver DDC Data Channel</b> This pin functions as the bi-directional data pin of the serial port to HDMI DDC receiver. This pin will require a pull-up 47 kΩ Resistor to the desired voltage level.
10	In	BT656_HS	<b>BT656 Input HSYNC</b>
	In	DDC_SC_HMRX	<b>HDMI Receiver DDC Clock Channel</b> This pin functions as the clock bus of the serial port to HDMI DDC receiver. This pin will require a pull-up 47 kΩ Resistor to the desired voltage level.
11	In	BT656_DE	<b>BT656 Input DE</b>

	Out	HPD_HMRX	<b>HDMI Receiver HPD Output</b>
16	In	RXCB_HMRX	<b>HDMI Rx Negative Clock Channel</b>
	In	BT656_D[0]	<b>BT656 Input Data Bit 0 (LSB)</b>
17	In	RXC_HMRX	<b>HDMI Rx Positive Clock Channel</b>
	In	BT656_D[1]	<b>BT656 Input Data Bit 1</b>
18	In	RX0B_HMRX	<b>HDMI Rx Negative Data Channel 0</b>
	In	BT656_D[2]	<b>BT656 Input Data Bit 2</b>
19	In	RX0_HMRX	<b>HDMI Rx Positive Data Channel 0</b>
	In	BT656_D[3]	<b>BT656 Input Data Bit 3</b>
21	In	RX1B_HMRX	<b>HDMI Rx Negative Data Channel 1</b>
	In	BT656_D[4]	<b>BT656 Input Data Bit 4</b>
22	In	RX1_HMRX	<b>HDMI Rx Positive Data Channel 1</b>
	In	BT656_D[5]	<b>BT656 Input Data Bit 5</b>
24	In	RX2B_HMRX	<b>HDMI Rx Negative Data Channel 2</b>
	In	BT656_D[6]	<b>BT656 Input Data Bit 6</b>
25	In	RX2_HMRX	<b>HDMI Rx Positive Data Channel 2</b>
	In	BT656_D[7]	<b>BT656 Input Data Bit 7 (MSB)</b>
30	Out	TX1B_DPTX	<b>DP Tx Lane 1 Negative Data</b>
31	Out	TX1_DPTX	<b>DP Tx Lane 1 Positive Data</b>
34	Out	TX0B_DPTX	<b>DP Tx Lane 0 Negative Data</b>
35	Out	TX0_DPTX	<b>DP Tx Lane 0 Positive Data</b>
39	Out	VGA_VSO	<b>VGA VSYNC Output</b>
	In/Out	GPIO[7]	<b>General Purpose Input/Output</b>
40	Out	VGA_HSO	<b>VGA HSYNC Output</b>
	In/Out	GPIO[6]	<b>General Purpose Input/Output</b>
41	In	I2SRX_WS	<b>WS of I2S Audio Input</b>
	In/Out	GPIOL[2]	<b>General Purpose Input/Output</b> Default definition is backlight brightness control
42	In	SPDIF_RX	<b>SPDIF Audio Input</b>
	In	I2SDATA_RX	<b>Data of I2S Audio Input</b>
	In/Out	GPIOL[1]	<b>General Purpose Input/Output</b>
43	In	I2SRX_CLK	<b>Input Clock of I2S Audio Input</b>
	In/Out	GPIOL[3]	<b>General Purpose Input/Output</b>
44	In/Out	GPIOL[0]	<b>General Purpose Input/Output</b>
46	In	RSTB	<b>Chip Reset</b> Low to 0V for reset. Typical High level is 3.3V
47	In/Out	DDC_SD_LDTX	<b>LVDS Transmitter DDC Data Channel</b> This pin functions as the bi-directional data pin of the serial port to LVDS DDC receiver. This pin will require a pull-up 5.6 kΩ Resistor to the desired voltage level.
48	Out	DDC_SC_LDTX	<b>LVDS Transmitter DDC Clock Channel</b> This pin functions as the clock bus of the serial port to LVDS DDC receiver. This pin will require a pull-up 5.6 kΩ Resistor to the desired

			voltage level.
51	Out	TTLTX_HS	<b>TTL Transmitter HSYNC Output</b>
	In/Out	LVDSCG[1]	<b>General Purpose Input/Output</b> Default definition is LVDS Panel Selection control
52	Out	TTLTX_VS	<b>TTL Transmitter VSYNC Output</b>
	In/Out	LVDSCG[0]	<b>General Purpose Input/Output</b> Default definition is LVDS Panel Selection control
53	Out	TTLTX_DE	<b>TTL Transmitter DE Output</b>
	In/Out	PWM_LDTX	<b>LVDS Transmitter PWM Output</b>
54	Out	TTLTX_D[0]	<b>TTL Transmitter Data Bit 0</b>
	In/Out	ENPWR_LDTX	<b>LVDS Panel Power Enable Output</b>
55	Out	TTLTX_D[1]	<b>TTL Transmitter Data Bit 1</b>
	Out	TXC2_LDTX	<b>LVDS Transmitter Positive Even Clock Channel</b>
56	Out	TTLTX_D[2]	<b>TTL Transmitter Data Bit 2</b>
	Out	TXC2B_LDTX	<b>LVDS Transmitter Negative Even Clock Channel</b>
57	Out	TTLTX_D[3]	<b>TTL Transmitter Data Bit 3</b>
	Out	TX7_LDTX	<b>LVDS Transmitter Positive Even Data Channel 3</b>
58	Out	TTLTX_D[4]	<b>TTL Transmitter Data Bit 4</b>
	Out	TX7B_LDTX	<b>LVDS Transmitter Negative Even Data Channel 3</b>
59	Out	TTLTX_D[5]	<b>TTL Transmitter Data Bit 5</b>
	Out	TX6_LDTX	<b>LVDS Transmitter Positive Even Data Channel 2</b>
60	Out	TTLTX_D[6]	<b>TTL Transmitter Data Bit 6</b>
	Out	TX6B_LDTX	<b>LVDS Transmitter Negative Even Data Channel 2</b>
61	Out	TTLTX_D[7]	<b>TTL Transmitter Data Bit 7</b>
	Out	TX5_LDTX	<b>LVDS Transmitter Positive Even Data Channel 1</b>
62	Out	TTLTX_D[8]	<b>TTL Transmitter Data Bit 8</b>
	Out	TX5B_LDTX	<b>LVDS Transmitter Negative Even Data Channel 1</b>
63	Out	TTLTX_D[9]	<b>TTL Transmitter Data Bit 9</b>
	Out	TX4_LDTX	<b>LVDS Transmitter Positive Even Data Channel 0</b>
64	Out	TTLTX_CLKO	<b>TTL Transmitter Clock Output</b>
	Out	TX4B_LDTX	<b>LVDS Transmitter Negative Even Data Channel 0</b>
70	Out	TTLTX_D[10]	<b>TTL Transmitter Data Bit 10</b>
	Out	TXC1_LDTX	<b>LVDS Transmitter Positive Odd Clock Channel</b>
71	Out	TTLTX_D[11]	<b>TTL Transmitter Data Bit 11</b>
	Out	TXC1B_LDTX	<b>LVDS Transmitter Negative Odd Clock Channel</b>
72	Out	TTLTX_D[12]	<b>TTL Transmitter Data Bit 12</b>
	Out	TX3_LDTX	<b>LVDS Transmitter Positive Odd Data Channel 3</b>
73	Out	TTLTX_D[13]	<b>TTL Transmitter Data Bit 13</b>
	Out	TX3B_LDTX	<b>LVDS Transmitter Negative Odd Data Channel 3</b>
74	Out	TTLTX_D[14]	<b>TTL Transmitter Data Bit 14</b>

	Out	TX2_LDTX	<b>LVDS Transmitter Positive Odd Data Channel 2</b>
75	Out	TTLTX_D[15]	<b>TTL Transmitter Data Bit 15</b>
	Out	TX2B_LDTX	<b>LVDS Transmitter Negative Odd Data Channel 2</b>
76	Out	TTLTX_D[16]	<b>TTL Transmitter Data Bit 16</b>
	Out	TX1_LDTX	<b>LVDS Transmitter Positive Odd Data Channel 1</b>
77	Out	TTLTX_D[17]	<b>TTL Transmitter Data Bit 17</b>
	Out	TX1B_LDTX	<b>LVDS Transmitter Negative Odd Data Channel 1</b>
78	Out	TTLTX_D[18]	<b>TTL Transmitter Data Bit 18</b>
	Out	TX0_LDTX	<b>LVDS Transmitter Positive Odd Data Channel 0</b>
79	Out	TTLTX_D[19]	<b>TTL Transmitter Data Bit 19</b>
	Out	TX0B_LDTX	<b>LVDS Transmitter Negative Odd Data Channel 0</b>
80	Out	TTLTX_D[20]	<b>TTL Transmitter Data Bit 20</b>
	In/Out	STEREO_LRS	<b>General Purpose Input/Output</b> Default definition is Left/Right Eye Swap for 3D mode
81	Out	TTLTX_D[21]	<b>TTL Transmitter Data Bit 21</b>
	In/Out	STEREO_LBLK	<b>General Purpose Input/Output</b> Default definition is Left Eye Backlight Enable for 3D mode
82	Out	TTLTX_D[22]	<b>TTL Transmitter Data Bit 22</b>
	In/Out	STEREO_RBLK	<b>General Purpose Input/Output</b> Default definition is Right Eye Backlight Enable for 3D mode
83	Out	TTLTX_D[23]	<b>TTL Transmitter Data Bit 23</b>
	In/Out	STEREO_LRE	<b>General Purpose Input/Output</b> Default definition is Left/Right Eye Indicator for 3D mode
86	In/Out	AUXN_DPTX	<b>DP Tx AUX CH Negative Data</b>
87	In/Out	AUXP_DPTX	<b>DP Tx AUX CH Positive Data</b>
88	In/Out	SPDM	<b>I2C Master Serial Port Data</b> If EEPROM is not included inside CH7039B then this pin functions as the bi-directional data pin of the serial port to chip firmware and HDCP Key EEPROM. This pin will require a pull-up 5.6 kΩ Resistor to the desired voltage level. A pull-low resistor 10 kΩ to ground if unused. If EEPROM is included inside CH7039B then this pin can be connected to Host I2C SC to burn EEPROM in production or in evaluation.
89	Out	SPCM	<b>I2C Master Serial Port Clock</b> If EEPROM is not included inside CH7039B then this pin functions as the clock bus of the serial port to chip firmware and HDCP Key EEPROM. This pin will require a pull-up 5.6 kΩ Resistor to the desired voltage level. A pull-low resistor 10 kΩ to ground if unused. If EEPROM is included inside CH7039B then this pin can be connected to Host I2C SC to burn EEPROM in production or in evaluation.
91	Out	DDC_SC_VGA	<b>VGA DDC Clock Channel</b> This pin functions as the clock output pin of the serial port to VGA DDC receiver. This pin will require a pull-up 5.6 kΩ Resistor to the desired voltage level.
92	In/Out	DDC_SD_VGA	<b>VGA DDC Data Channel</b> This pin functions as the bi-directional data pin of the serial port to VGA DDC receiver. This pin will require a pull-up 5.6 kΩ Resistor to the desired voltage level.

93	In	SPC	<b>I2C Slave Serial Port Clock Input</b> This pin functions as the clock pin of the serial port. External pull-up 6.8 kΩ Resistor is required.
94	In/Out	SPD	<b>I2C Slave Serial Port Data Input / Output</b> This pin functions as the bi-directional data pin of the serial port. External pull-up 6.8 kΩ Resistor is required.
95	Out	HPD_DPRX	<b>DisplayPort Receiver HPD Output</b>
98	Out	HMTXCB	<b>HDMI Transmitter Negative Clock Channel</b>
99	Out	HMTXC	<b>HDMI Transmitter Positive Clock Channel</b>
100	Out	HMTX0B	<b>HDMI Transmitter Negative Data 0 Channel</b>
101	Out	HMTX0	<b>HDMI Transmitter Positive Data 0 Channel</b>
103	Out	HMTX1B	<b>HDMI Transmitter Negative Data 1 Channel</b>
104	Out	HMTX1	<b>HDMI Transmitter Positive Data 1 Channel</b>
105	Out	HMTX2B	<b>HDMI Transmitter Negative Data 2 Channel</b>
106	Out	HMTX2	<b>HDMI Transmitter Positive Data 2 Channel</b>
112	In	DPRX0	<b>DisplayPort Receiver Positive Lane 0</b>
113	In	DPRX0B	<b>DisplayPort Receiver Negative Lane 0</b>
115	In	DPRX1	<b>DisplayPort Receiver Positive Lane 1</b>
116	In	DPRX1B	<b>DisplayPort Receiver Negative Lane 1</b>
120	Out	DAC2	<b>VGA DAC Output</b>
122	Out	DAC1	<b>VGA DAC Output</b>
124	Out	DAC0	<b>VGA DAC Output</b>
126	Out	CVBS	<b>CVBS Output</b> Signal switched from DAC0 internally. While this pin is CVBS output enabled, no signal output from the pin of DAC0.
127	In	HPD_DPTX	<b>DP Tx HPD Input</b>
132	In	ISET	<b>External Reference Current Set</b> This pin sets the external reference current. A 1 kΩ, 1% tolerance resistor should be connected between this pin and ground using short and wide traces.
134	In	ATPG	<b>ATPG Enable</b> (Internally pull-low) Chip test Pin. This pin should be pulled low with a 10 kΩ resistor in the application.
136	Out	I2STX_WS	<b>WS of I2S Audio Output</b>
	In/Out	GPIOR[2]	<b>General Purpose Input/Output</b> Default definition is backlight brightness control
137	Out	SPDIF_TX	<b>SPDIF Audio Output</b>
	Out	I2SDATA_TX	<b>Data of I2S Audio Output</b>
	In/Out	GPIOR[1]	<b>General Purpose Input/Output</b>
138	Out	I2STX_CLK	<b>Input Clock of I2S Audio Output</b>
	In/Out	GPIOR[3]	<b>General Purpose Input/Output</b>
139	Out	I2STX_MCLK	<b>I2S Output Clock</b> I2STX_MCLK can be configured to be 128/256/384*Fs CMOS level signal, typical 3.3 for high, 0 for low.
	In/Out	GPIOR[0]	<b>General Purpose Input/Output</b>

140	Out	DDC_SC_HMTX	<b>HDMI Transmitter DDC Clock Channel</b> This pin functions as the clock bus of the serial port to HDMI DDC receiver. This pin will require a pull-up 1.8 kΩ Resistor to the desired voltage level.
141	In/Out	DDC_SD_HMTX	<b>HDMI Transmitter DDC Data Channel</b> This pin functions as the bi-directional data pin of the serial port to HDMI DDC receiver. This pin will require a pull-up 1.8 kΩ Resistor to the desired voltage level.
143	In	TTLRX_DIN[23]	<b>TTL Receiver Data Input Bit 23</b>
144	In	TTLRX_DIN[22]	<b>TTL Receiver Data Input Bit 22</b>
145	In	TTLRX_DIN[21]	<b>TTL Receiver Data Input Bit 21</b>
146	In	TTLRX_DIN[20]	<b>TTL Receiver Data Input Bit 20</b>
147	In	TTLRX_DIN[19]	<b>TTL Receiver Data Input Bit 19</b>
148	In	TTLRX_DIN[18]	<b>TTL Receiver Data Input Bit 18</b>
	In	RX0_LDRX	<b>LVDS Receiver Positive Odd Data Channel 0</b>
149	In	TTLRX_DIN[17]	<b>TTL Receiver Data Input Bit 17</b>
	In	RX0B_LDRX	<b>LVDS Receiver Negative Odd Data Channel 0</b>
150	In	TTLRX_DIN[16]	<b>TTL Receiver Data Input Bit 16</b>
	In	RX1_LDRX	<b>LVDS Receiver Positive Odd Data Channel 1</b>
151	In	TTLRX_DIN[15]	<b>TTL Receiver Data Input Bit 15</b>
	In	RX1B_LDRX	<b>LVDS Receiver Negative Odd Data Channel 1</b>
152	In	TTLRX_DIN[14]	<b>TTL Receiver Data Input Bit 14</b>
	In	RX2_LDRX	<b>LVDS Receiver Positive Odd Data Channel 2</b>
153	In	TTLRX_DIN[13]	<b>TTL Receiver Data Input Bit 13</b>
	In	RX2B_LDRX	<b>LVDS Receiver Negative Odd Data Channel 2</b>
154	In	TTLRX_DIN[12]	<b>TTL Receiver Data Input Bit 12</b>
	In	RXC1_LDRX	<b>LVDS Receiver Positive Odd Clock Channel</b>
155	In	TTLRX_DIN[11]	<b>TTL Receiver Data Input Bit 11</b>
	In	RXC1B_LDRX	<b>LVDS Receiver Negative Odd Clock Channel</b>
156	In	TTLRX_DIN[10]	<b>TTL Receiver Data Input Bit 10</b>
	In	RX3_LDRX	<b>LVDS Receiver Positive Odd Data Channel 3</b>
157	In	TTLRX_DIN[9]	<b>TTL Receiver Data Input Bit 9</b>
	In	RX3B_LDRX	<b>LVDS Receiver Negative Odd Data Channel 3</b>
160	In	TTLRX_CLKIN	<b>TTL Receiver Clock Input</b>
	In	RX4_LDRX	<b>LVDS Receiver Positive Even Data Channel 0</b>
161	In	TTLRX_DIN[8]	<b>TTL Receiver Data Input Bit 8</b>
	In	RX4B_LDRX	<b>LVDS Receiver Negative Even Data Channel 0</b>
162	In	TTLRX_DIN[7]	<b>TTL Receiver Data Input Bit 7</b>
	In	RX5_LDRX	<b>LVDS Receiver Positive Even Data Channel 1</b>
163	In	TTLRX_DIN[6]	<b>TTL Receiver Data Input Bit 6</b>
	In	RX5B_LDRX	<b>LVDS Receiver Negative Even Data Channel 1</b>
164	In	TTLRX_DIN[5]	<b>TTL Receiver Data Input Bit 5</b>

	In	RX6_LDRX	<b>LVDS Receiver Positive Even Data Channel 2</b>
165	In	TTLRX_DIN[4]	<b>TTL Receiver Data Input Bit 4</b>
	In	RX6B_LDRX	<b>LVDS Receiver Negative Even Data Channel 2</b>
166	In	TTLRX_DIN[3]	<b>TTL Receiver Data Input Bit 3</b>
	In	RXC2_LDRX	<b>LVDS Receiver Positive Even Clock Channel</b>
167	In	TTLRX_DIN[2]	<b>TTL Receiver Data Input Bit 2</b>
	In	RXC2B_LDRX	<b>LVDS Receiver Negative Even Clock Channel</b>
168	In	TTLRX_DIN[1]	<b>TTL Receiver Data Input Bit 1</b>
	In	RX7_LDRX	<b>LVDS Receiver Positive Even Data Channel 3</b>
169	In	TTLRX_DIN[0]	<b>TTL Receiver Data Input Bit 0</b>
	In	RX7B_LDRX	<b>LVDS Receiver Negative Even Data Channel 3</b>
171	In	TTLRX_DE	<b>TTL Receiver DE Input</b>
	In	PWM_LDRX	<b>General Purpose Input</b>
172	In	TTLRX_VSYNC	<b>TTL Receiver VSYNC Input</b>
	In	ENBLK_LDRX	<b>General Purpose Input</b>
173	In	TTLRX_HSYNC	<b>TTL Receiver HSYNC Input</b>
	In	ENPWR_LDRX	<b>General Purpose Input</b>
174	In/Out	AUXN_RX	<b>DisplayPort Receiver Negative AUX CH</b>
175	In/Out	AUXP_RX	<b>DisplayPort Receiver Positive AUX CH</b>
176	In	XI	<b>Crystal Input / External Reference Input</b> A parallel resonance crystal should be attached between this pin and XO. An external 3.3V CMOS compatible clock can drive the XI Input.
12,23,38 ,97,119, 123,133	Power	AVCC_33	<b>Analog Power Supply (3.3V)</b>
13,20,36 ,50,84,9 6,102,11 4,121,12 5,130,13 1,158	Power	AVSS	<b>Analog Ground</b>
14,15,26 ,33,37,4 9,85,111 ,,117,12 9	Power	AVCC_12	<b>Analog/DCORE Power Supply (1.2V)</b>
27,32,66 ,109,110	Power	DVDD	<b>Digital Power Supply (1.2V)</b>
28,29,68 ,107,108	Power	DGND	<b>Digital Ground</b>
65,69,14 2,170	Power	AVCC_IO	<b>LVDS /TTL Rx/Tx Analog Power Supply(1.8~3.3V)</b> While for LVDS configure, the power supply should be 3.3V
67	Power	VDD_DDR	<b>DDR Power Supply (1.8V)</b>
159	Power	VDDQ_DDR	<b>DDR Power Supply (1.8V)</b>

## 2.0 PACKAGE DIMENSION




Figure 4: 196 Pin BGA Package (10x10 mm)

### Table of Dimensions

No. of Leads		SYMBOL									
196 (10x10 mm)		A	B	C	D	E	F	G			
Milli-meters	MIN	9.90	9.90	8.45	0.65	0.775 REF	0.81	-			
	NOM	10.00	10.00				0.86	-			
	MAX	10.10	10.10				0.91	1.20			

### Notes:

1. All dimensions are in millimeters.
2. Solder ball dimension is post reflow diameter.




Figure 5: 176 pin LQFP package (20 x 20 mm)

## Table of Dimensions

No. of Leads		SYMBOL										
176 (20 X 20 mm)		A	B	C	D	E	F	G	H	I	J	K
Milli-meters	MIN	21.80	19.90	0.35	0.13	6.50	1.35	0.05	1.00	0.45	0.09	0 °
	NOM	22.00	20.00	0.40	0.18		1.40	-		0.60	-	3.5 °
	MAX	22.20	20.10	0.45	0.23		1.45	0.15		0.75	0.20	7 °

## Notes:

Conforms to JEDEC standard JESD-30 MO-220.

### **3.0 REVISION HISTORY**

<b>Rev. #</b>	<b>Date</b>	<b>Section</b>	<b>Description</b>
1.0	2017.12.05	All	First Official Release
1.1	2018.03.01	1.0	Update the LVDS RX pin name
1.2	2020.06.30	Order Info	Update the Ordering Information
1.3	2020.12.30	All	Add LQFP Package information
1.4	2021.07.07	1.2	Update the pin description
1.5	2022.11.15	2.0	Update the Package Dimensions

**CONFIDENTIAL**  
**DO NOT COPY**

## Disclaimer

This document provides technical information for the user. Chrontel reserves the right to make changes at any time without notice to improve and supply the best possible product and is not responsible and does not assume any liability for misapplication or use outside the limits specified in this document. CHRONTEL warrants each part to be free from defects in material and workmanship for a period of one (1) year from date of shipment. Chrontel assumes no liability for errors contained within this document. The customer should make sure that they have the most recent data sheet version. Customers should take appropriate action to ensure their use of the products does not infringe upon any patents. Chrontel, Inc. respects valid patent rights of third parties and does not infringe upon or assist others to infringe upon such rights.

Chrontel PRODUCTS ARE NOT AUTHORIZED FOR AND SHOULD NOT BE USED WITHIN LIFE SUPPORT SYSTEMS OR NUCLEAR FACILITY APPLICATIONS WITHOUT THE SPECIFIC WRITTEN CONSENT OF Chrontel. Life support systems are those intended to support or sustain life and whose failure to perform when used as directed can reasonably expect to result in personal injury or death.

### ORDERING INFORMATION

Part Number	Package Type	Operating Temperature Range	Minimum Order Quantity
CH7039B-GF	196 BGA, Lead-free	Commercial : 0 to 70°C	184/Tray
CH7039B-TF	176 LQFP, Lead-free	Commercial : 0 to 70°C	60/Tray

# Chrontel

[www.chrontel.com](http://www.chrontel.com)

E-mail: [sales@chrontel.com](mailto:sales@chrontel.com)